Format |
Syntax: |
Operation: |
Operands: |
Architecture revision |
Opcode | ||||||||||||||
1 |
st.h Rp++, Rs |
*(Rp) = Rs[15:0]; Rp = Rp + 2; |
{s , p} ∈ {0, 1, …, 15} |
Rev1+ |
| ||||||||||||||
2 |
st.h --Rp, Rs |
Rp = Rp - 2; *(Rp) = Rs[15:0]; |
{s , p} ∈ {0, 1, …, 15} |
Rev1+ |
| ||||||||||||||
3 |
st.h Rp[disp], Rs |
*(Rp + ZE(disp3 << 1)) = Rs[15:0]; |
{s , p} ∈ {0, 1, …, 15} disp ∈ {0, 2, ..., 14} |
Rev1+ |
| ||||||||||||||
4 |
st.h Rp[disp], Rs |
*(Rp + SE(disp16)) = Rs[15:0]; |
{s , p} ∈ {0, 1, …, 15} disp ∈ {-32768, -32767, ..., 32767} |
Rev1+ |
| ||||||||||||||
5 |
st.h Rb[Ri << sa], Rs |
*(Rb + (Ri << sa2)) = Rs[15:0]; |
{b, i, s} ∈ {0, 1, …, 15} sa ∈ {0, 1, 2, 3} |
Rev1+ |
|
The source register is stored to the halfword memory location referred to by the pointer address.
Q: |
Not affected. |
V: |
Not affected. |
N: |
Not affected. |
Z: |
Not affected. |
C: |
Not affected. |
For formats I. and II., if Rp == Rs the result will be UNDEFINED.